FPGA-based 10G/40G Ethernet Firmware for Pixel Detector in SHINE

Yanke Cai; Jie Zhang; Hangxu Li; Nian Yu; Changge Zi; Cong He; Xiaoshan Jiang

doi:10.1007/s41605-021-00268-3

Volume 5 Issue 3

Sep. 2021

Turn off MathJax

Article Contents

Abstract

References

Radiation Detection Technology and Methods > 2021 > 5(3): 434-439 > doi: 10.1007/s41605-021-00268-3

PDF (3101 KB)

FPGA-based 10G/40G Ethernet Firmware for Pixel Detector in SHINE

Yanke Cai^1,2,3,
Jie Zhang^1,2,3, ,,
Hangxu Li¹,
Nian Yu^1,3,
Changge Zi^1,2,3,
Cong He^1,2,3,
Xiaoshan Jiang^1,2,3

1. Institute of High Energy Physics, Chinese Academy of Sciences (CAS), Beijing, 100049, China;
2. State Key Laboratory of Particle Detection and Electronics, Beijing, 100049, China;
3. University of Chinese Academy of Sciences (UCAS), Beijing, 100049, China

More Information

Received Date: January 18, 2021
Revised Date: May 09, 2021
Accepted Date: June 06, 2021
Available Online: October 16, 2022
Published Date: June 22, 2021

Abstract

Abstract

Background Shanghai HIgh repetition rate XFEL aNd Extreme light facility (SHINE) is a free electron laser facility, which will provide research methods such as high-resolution imaging for many disciplines. The pixel detector, which is in the pre-research stage, is one of most important components of the facility.
Purpose The current target data rate of the pixel detector in SHINE is about 100 GB/s. Considering the high data rate, the 10G/40G Ethernet firmware for pixel detector in SHINE was developed on field programmable gate array (FPGA), which will lead to more integrated electronic design and make the system smaller.
Methods The firmware converts the media independent interfaces (MII) of 10G and 40G Ethernet to each other and uses a polling method to process data from four 10G Ethernet channels. Based on the above methods, the firmware can merge four 10G Ethernet channels into one 40G Ethernet channel.
Results and Conclusion The firmware successfully transmits data between the data source and the server. The bandwidth of the firmware is 36.66 Gbps when the computer equipped with 10G network interface controller (NIC) is set as the data source. Through joint test with the 1G/10G hub and SiTCP, the bandwidth of firmware is 36.3 Gbps. And 40 SiTCP nodes whose system clock frequency can exceed 125 MHz can be used as the data source of the firmware, which will provide a variety of technical solutions for pixel detector.
- FPGA,
- 40G Ethernet,
- Pixel detector,
- SHINE

FullText(HTML)

References (12)

References

[1]	T. Poikela, R. Ballabriga, J. Buytaert, X. Llopart, W. Wong, M. Campbell, K. Wyllie, M. van Beuzekom, J. Schipper, S. Miryala et al., The VeloPix ASIC. J. Instrum. 12(01), C01070 (2017)
[2]	X. Llopar. The Timepix family ASICs (2017). https://indico.cern.ch/event/627245/contributions/2676748/attachments/1522549/2379247/Timepix_Vertex2017_XL.pdf
[3]	SHINE data collection, transmission and storage challenges. https://indico.ihep.ac.cn/event/9934/session/4/contribution/51.pdf
[4]	I. Johnson, A. Bergamaschi, H. Billich, S. Cartier, R. Dinapoli, D. Greiffenberg, M. Guizar-Sicairos, B. Henrich, J. Jungmann, D. Mezza, A. Mozzanica, B. Schmitt, X. Shi, G. Tinti, Eiger: a single-photon counting x-ray detector. J. Instrum. 9(05), C05032 (2014). https://doi.org/10.1088/1748-0221/9/05/c05032
[5]	T. Dreier, D. Krapohl, D. Maneuski, N. Lawal, J. Schöwerling, V. O’Shea, C. Fröjdh, A USB 3.0 readout system for Timepix3 detectors with on-board processing capabilities. J. Instrum. 13(11), C11017 (2018). https://doi.org/10.1088/1748-0221/13/11/c11017
[6]	H. Li, J. Zhang, Y. Ding, S. Cui, Z. Wang, X. Jiang, FPGA implementation of 10 G Ethernet-based DAQ systems for pixel detectors. Rad. Detect. Technol. Methods 4(1), 31 (2020)
[7]	IEEE Standard for Ethernet, IEEE Std 802.3-2018 (Revision of IEEE Std 802.3-2015) pp. 1–5600 (2018). https://doi.org/10.1109/IEEESTD.2018.8457469
[8]	C. Binnie. Monitoring Network Load With nload (2016). https://www.linux.com/topic/networking/monitoring-network-load-nload-part-1/
[9]	PICMG. MicroTCA Short Form Specification (2006). https://www.picmg.org/openstandards/microtca/
[10]	J. Zhang, H. Li, X. Jiang, The MicroTCA Fast Control Board for Generic Control and Data Acquisition Applications in HEP Experiments. IEEE Transactions on Nuclear Science 66(7), 1169 (2019). https://doi.org/10.1109/TNS.2018.2890284
[11]	T. Uchida, Hardware-Based TCP Processor for Gigabit Ethernet. IEEE Transactions on Nuclear Science 55(3), 1631 (2008). https://doi.org/10.1109/TNS.2008.920264
[12]	P. Goyal, A. Goyal, Comparative study of two most popular packet sniffing tools-tcpdump and wireshark. In: 2017 9th International Conference on Computational Intelligence and Communication Networks (CICN) (2017), pp. 77–81. https://doi.org/10.1109/CICN.2017.8319360

Yanke Cai, Jie Zhang, Hangxu Li, et al. FPGA-based 10G/40G Ethernet Firmware for Pixel Detector in SHINE[J]. Radiation Detection Technology and Methods, 2021, 5(3): 434-439. DOI: 10.1007/s41605-021-00268-3

Citation: